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Main Observations
Fault-tolerant clock synchronization is a
critical component of a real-time control
system.
Proofs of the correctness of
synchronization are complex
clock
and subtle.
Informal
domains.
proofs tend to be tenuous in these
Formal verification
errors and achieve
is a useful way
reliable designs.
to reduce
Specification/Verification
the scientific foundations
engineering.
could contribute
of reliable
to
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Fault-tolerant systems
Critical real-time control systems
"fly-by-wire" digital avionics.
SUCI1 as
• Replicated processors are used to
Ilardware fault-tolerance.
provide
• Results are periodically voted.
Clocks must be synchronized to ensure
approximately synchronous behaviour across
nonfaulty processors.
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Clock Synchronization
• Clocks start syncllronized.
• Over time, the clocks drift apart.
• The clocks are periodically synchronized by
o an exchange of clock values
o computation of a mutually
clock value
agreeable
o adjustment of the logical clock
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Byzantine Clocks
Three clocks A, B, C.
Suppose clocks drift
a minute an hour.
away from real time by upto
C is faulty.
Clocks resynchronize
clock values.
around noon and exchange
A reads 1200 and B reads 1159
A transmits 12"00 to B and C7.
B transmits 1159 to A and C.
C' maliciously transmits 1201 to
B.
A; 11 58 to
C
12:01 /_11:58
/ \
59
:0 i:12
A 12:00 --_ _ 11:59 B
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Byzantine Clocks
Three clocks A, B, (7.
Clocks drift from real time by upto
hour.
a minute an
C' is faulty.
Clocks resyncllronize
clock values.
around noon and exchange
A reads 12:00 and B reads 11:59
A resets its clock to the mean of the
clock values, i.e., 12:00.
/3 similarly resets itself to 11:59.
acceptable
A and B are not any
resyn ch ron iza tion.
closer following
8PR_2CEDING PAGE F,L._-,NKNOT FILMED
A12:00
C
B
11:59
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Clock Generalities
No global clocks single point of failure,
therefore not fault-tolerant.
Synchronization is with respect to other clocks,
not real time, tl]ough such protocols do exist.
Clocks drift at rate p with respect to real time.
Period
roLinds.
of drift /7. between resyn ct] ron iza tion
_. bounds the error in reading clock values.
To keep clocks syncl]ronized
sllouid be within _s following
and
6 > 6s -F 2pR
to wittlin 5, clocks
resyn ch ron iza tio n,
Each clock uses tile same convergence
to syncl]ronize to within 6s.
function
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Typical numbers (from Rushby/von Henke)
Parameter Value Explanation
No. of ClocksN
_o
P
6
104.8 msec.
132 #sec.
Period
Initial skew
66.1 /_sec.
15 x 10 -6
271 #sec. (F=I)
Reading error
Drift rate
Maximum skew
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Clock Requirements
R l At any instant, two nonfauity clock
readings should be no further ti]an 5 apart.
R2: There should be a small bound on the
adjustment needed to resynchronize a clock.
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Scl]neider's Schema
A generalization
of:
of various protocols consisting
• Assumptions on the behavior of
physical clocks.
nonfaulty
• Constraints on tile computation of
logical clocks.
nonfaulty
These assumptions and constraints are used
derive a bound on the skew between two
nonfaulty logical clocks, i.e.
to
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Physical Clock Assumptions
N clocks with at most F faulty.
t;) is tile time at wtlicll p resets its clock
i'th time.
for the
Interval between resets is bounded
rmin < t_-{-1 i <-- tp _ rmax
i iSkew between resets is bounded" Itp- tql <_ fl
Bounded drift rate w.r.t, real time" for s > t
(s - t)(1 - p) <_ Cp(s) - Cp(t) < (s - t)(1 -I- p)
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Logical Clock Assumptions
A Convergence function Cfn
the adjusted logical clock.
is used to compute
Let O_(q) be p's
clock at time tT_.
reading (estimate) of q's logical
i
Then LCp(t_) -- C fn(p, Op)
The i'th adjustment to be applied
physical clock to derive the logical
to tile
clock is
Adjip -- C fn(p, Op) - C7, (
In general tile logical clock is defined to be
LCp(t)
i <t<t_p+lfor tp _
-- Cp(t) + A¢_
bounds error with which clocks are read.
Additionally, certain assumptions on
a satisfactory convergence function.
behavior of
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Translation Invariance
Adding X to each clock reading, adds
value of the convergence function.
X to the
For any X and 0 mapping clock numbers to
clock readings
CfT_(l), (Aq:O(q) -F X)) -- Cfn(p,O) -[- X
Translation invariance
values of convergence
is used to compare the
i i
functions at tp and tq.
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Precision Enl]ancement
Formalizes the intuition ttlat
• the closer tile good clocks are to each ott]er
• tile closer the different readings of
good clock
the sa me
• then the closer the resulting
function values
convergence
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Precision Enllancement (contd.)
Given any predicate P on clocks
holds of at least N- F clocks.
OtoN-1 that
Given p, q, such that P(p) and P(q).
Given 0p and 0q sucll that
• If P(1) and P(7,z), then lOp(z)- Op(m)l_ Y
• If P(1) and P(Tn), then IOq(z)- oq(_)l _<Y
• If P(1), tllen lOp(z)- eq(Z)ld X
Then there exists a bound 7r(X, Y) such that
IO fn(p, Op) - C fn(q, Oq)l <_7r(X, Y)
Illustrative example to follow.
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Accuracy Preservation
Bounds
reading.
the adjustment away from
Given any predicate P on clocks
holds of at least N- F clocks.
a good
OtoN-1
clock
that
Given that P holds of t) and q.
Given Op sucll ttlat whenever P(1)
any two clocks 1 and 7n,, then
lOp(z)- z
and P(m) for
Then
ICfn(p, Or,)- Op(q)l _ _(z)
That is, if the good clock
the adjustment away from
is no more tllan _(Z).
readings are witllin Z,
a good clock reading
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Tile Final Result: Agreement
A I" 13<_ rTnin
Synchronization rounds are distinct
A2 5o _< 5s
Initial skew no greater
immediately following
tllan skew
syncll ronization.
A3" 5s + 2prmax < 5
Drift between synct]ronization
below 5.
rounds is
A4" 7r(2_ -F 2pfl, 5s -F 2p(rmax Jr- fl) Jr- 2c) < 5s
Skew between just synct_ronized clocks below
AS _(Ss + 2p(rmax Jr- fl) Jr- 2_) < 5
Skew between synchronized and yet
syncl]ronized clocks below 5.
to be
2O
• Conclusion
A
A
t>O
correct(p, _)
correct(q, _)
ILC(p, t) - LC(q, t)l
Skew between nonfaulty logical clocks
bounded by 5.
Verification of Scl]neider's Scl]ema
EHDM
using
Proof consists of:
• 30 axioms involving multiplication, division,
and clocks.
• 12 definitions
• 95 lemmas.
Proof took about two man-months using EHDM.
Machine verification
secs on SUNs.
takes 1000 to 3500 C:PU
Numerous inaccuracies in Schneider's
presentation were corrected.
original
The machine proof adds enormous clarity to
Schneider's insightful, but imprecise descriptions
and definitions.
Instantiation of Schneider's schema in progress.
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Lamport/Melliar-Smith's Interactive
Convergence (ICA)
3F-F 1 clocks needed to tolerate F Byzantine
faults.
p records (relative discrepancies of)
values wllen its clock reads iR,
other clock
"Ignores" clock readings furtller ttlan A away.
Adjusts its
acceptable
clock
clock
by the 'egocentric'
differences.
mean of the
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Instantiating Scl]neider's protocol with ICA
Convergence function
where
ica(p, O) - N_lfiXp(O(l), O)
_-/=0 N
• { :,: if I_- o(p)l_<fzxp(x, O) -- , O(p) otllerwise
Z_
Translation Invariance" Note that
fi._:p((AI " O(1) Jr-t)(q)^) --^e(q),_- t
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Precision Enhancement of ICA
Given that for all correct 1, m
• IO;(z)- Oq(Z)l_<x
• Io;(z) - o;(-_)1 _<v
• ]Oq(/) - Oq(m)] < V
We have
]ica(p, Op) - ica(q, Oq)l
FY-+-2FA
<X-k
-- N
= _(x,v)
X is negligible, but Y _ A, SO
(X Y)"-'71- _ _., 3FA
N
Since A > 5 + _, we get N > 3F + 1.
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Accuracy Preservation of ICA
If nonfaulty clock readings are
faulty clocks can contribute a
FA/N to the egocentric mean.
Z apart, then F
further skew of
So
<_zj FA
N
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Rusl]by/von Henke's verification
using EHDM
of ICA
Around 1-2 man month effort
20 modules
1,550 lines of specification
166 proofs
1 hour elapsed to prove them all on Sun 3/75-8
Verification revealed several
year old journal proof.
minor flaws in a five
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Flaws in Lamport/Melliar-Smitl]
Main induction incorrect (bad approximations)
Proof of Lemma
approximations);
statement
4 incorrect (bad
also typograpllical error in
Lemma 1 false in
constraints in A2
absence of additional
Lenlma 2
statement
similarly, also typographical error in
Lemma 3 similarly, and unnecessarily general
Missing requirement for $2 in Lemmas 1, 3, 4,
and (when repaired) 2
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Original Constraints on parameters
C1:
C2:
C3: _---A
C4: A _-Fc
C5: _ _ _o -I- pR
2ma npR
c6: _ > 2(_ + pS) + +
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New Constraints on parameters
C1: R > 3S
C2: S > X:
C3: E>A
P
C4: A > 6--l-_-k- _-S
C5: _ >_ 60 + pR
C6:
t_ > 2(_ + pS) -k +
n _ 7T_,
+ +pA
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]ntis/Moore's economic approacl]
Tolerates F < N/2 omission failures for N clocks.
At clock reading iR, p broadcasts a pulse on its
private line.
Say p receives and validates N- .f pulses
(N- P)'ttl pulse
by a good pulse.
bounded from above and below
Ditto for (F- f + 1)'tll pulse.
p starts new clock at earlier of pulse N- P witll
delay D, or pulse F- f + 1 with delay 2D.
Skew 6s _ D, and _ < 2D.
Verification
Elaborates
nearly complete using EHDM.
significantly on informal proof.
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Schemata for Infis/Moore's protocol
I'U l,,qE.q
VALIDATION
SELECTION
F-f+l
, DELAY].2_I
DELAY D [-_
MIN
Extract from Infis/Moore
(a) Tk._, f> T._, because the T_' are a subset of the T,
(b) T.k_, _< T. _,,, because at least one of the times T.__
T.'
.... / must be a message from a processor which is
actually fault-free (and synchronised) and T._,,, is either
the time of the message from the last fault-free processor
or later
(c) Tk._/ >1 T._.,, because the T._., is validated by all
fault-free processors and must be included in the T_
(d) Tk._: <_ T._g because the _ are a subset of the T,.
From these inequalities we have that
rain {T._, + d, T._,,,} _< W _< rain {T,,_,,, + d, T,,_,} (I)
Now Tk,_y. t <_ 7"._, for all k and Tt._: = T,,_ a for some
k, so the validity tests Tk._y- Tk,_:+ a < 2d imply that
7"._ o - T._, < 2d. Therefore T._,,,- T._, < d or T._g
-- T._,,, < d (or both).
If T. _,,, - "iv._, < d, eqn. 1 reduces to
T._,,, _< W < min {T._,,, + d, T._0}
implying that W has a range of at most d.
If T._g- "iv._,. < d, then, using also that
2d, eqn. 1 yields
-- Tn_t .<
T._g- d < W _< T,,_g
imt_lvin_ that W has a range less than d.
, J
Verification of Infis/Moore's protocol
Formalization
realization.
is fairly close to hardware
Main induction over synchronization rounds
completed, as well as all of tile important
lenlnlas.
Macl]ine
complex.
proof is remarkably involved and
Proof took two
about 70 dense
man-months
pages.
of effort and covers
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Common Errors
Ignoring failures.
Distinguishing real and clock time,
versus absolute measurements.
and relative
Ignoring small but significant quantities.
Proving one statement but using another.
Imprecise definitions.
Erroneous algebraic manipulations.
Implicit assumptions.
:Incorrect assumptions.
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Difficulties in verification
Dealing simultaneously witil failures, temporal
ordering, relative measurements, drift.
Have to be careful not
about failed clocks.
to assu me anything
"Circular definitions" need to be avoided.
E.g., A round ends when various events have
taken place.
Various events take place as scl]eduled if the
clock is correct at the end of the round.
Mentally
difficult.
retaining all the relevant facts is
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EHDM specification/verification system
Based on a simply typed Iligher-order logic
subtyping.
Parametric
q
modules used to structure
specifications.
with
Specifications
specifications.
car] be proved to implement other
Components include parser, typechecker,
theorem prover, Hoare sentence prover, and
M LS tool.
Theorem prover contains powerful
procedures for integer and rational
decision
inequalities.
New implementation should be ready by
1990.
end of
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Concluding Observations
Reasoning about fault-tolerant clock
synchronization is extremely difficult.
Proofs involve
manipulations,
heavy use of inequalities, algebraic
finite set theory, and induction.
Protocol designers ttlemselves
mechanized verification tools.
feel the need for
Benefits of sucll tools are:
• Design discipline
• Efficient location/correction of design errors
• Design library for future reuse
• Standardized language for
designs and proofs
communicating
Specification and verification technology
contribute effectively to the foundations
reliable engineering.
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